

# Silicon Errata for the MSC8101 Processor, Mask 0K40A

This document presents the errata for the 0K40A mask of the Freescale MSC8101 device. The errata are classified and numbered, and each erratum is provided with a description and workarounds. **Table 1** lists the mask numbers and the corresponding versions of the MSC8101 device.

**Table 1.** MSC8101 Mask Numbers and Revisions

MASK NUMBER	REVISION
0K40A	Rev0
1K42A	Rev0.1
2K42A	Rev0.2
1K87M	RevA
2K87M	RevA.2

**Table 2.** Silicon Errata

Errata Number	Errata Description	Applies to Mask
<b>SIU1</b>	<p align="center"><b>Wrong Timer Advancement on RCCR</b></p> <p><b>Date Added:</b> 5/30/2000:  <b>Description:</b> MSC8101 and MPC826X treat the RCCR[TIMEP] value (UC timer) differently than QUICC. In QUICC the timer advanced <math>(N+1)*1024</math> cycles and in MSC8101/MPC826X the timer advances <math>N*1024</math> cycles.  <b>Workaround:</b> None  <b>System Number:</b> 1399  <b>Fix Plan:</b> Rev A</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
<b>SIU4</b>	<p style="text-align: center;"><b>Incorrect Masking of MCP</b></p> <p><b>Date Added:</b> 5/30/2000:  <b>Description:</b> MCP (Machine Check Interrupt) due to data errors (parity / ECC) is masked by the SWRI bit in SYPCR.  <b>Workaround:</b> Clear the SWRI bit in SYPCR to get data errors indication.  <b>System Number:</b> 3695  <b>Fix Plan:</b> Rev A</p>	0K40A
<b>SIU8</b>	<p style="text-align: center;"><b>Parity Checking Error</b></p> <p><b>Date Added:</b> 6/13/2000:  <b>Description:</b> During a read from a device with port size less than 64 bits, from an address not aligned to 64 bits, the parity bits for parity check are not taken from the correct locations. For example, for a read of 4 bytes from a 32-bit port size from address 4, the parity is checked against DP[4–7] while it should be checked against DP[0–3]. The bug exists for both normal and rmw parity, and for both PowerPC and Local buses.  <b>Workaround:</b> None  <b>System Number:</b> 5839  <b>Fix Plan:</b> RevA</p>	0K40A
<b>SIU9</b>	<p style="text-align: center;"><b>Bus Monitor Asserts Spurious <math>\overline{\text{TEA}}</math> After Address Retry.</b></p> <p><b>Date Added:</b> 1/28/2001  <b>Description:</b> The bus monitor will not recognize the competition of an Address Retry transaction and will assert TEA if there is no bus activity for a time equal to the expiration time.  <b>Workaround:</b> Disable the bus monitor in systems where Address Retry cycles are used (e.g. systems which include PowerSpan).  <b>Fix Plan:</b> Rev A</p>	0K40A
<b>SIU10</b>	<p style="text-align: center;"><b>Strict Enforcement of Requirement to Assert <math>\overline{\text{DBG}}</math> and <math>\overline{\text{TS}}</math> in Same Cycle When Core Enabled</b></p> <p><b>Date Added:</b> 1/28/2001  <b>Description:</b> This is a compatibility note. An external arbiter must assert <math>\overline{\text{DBG}}</math> in the same clock in which <math>\overline{\text{TS}}</math> is asserted (there may be a one clock delay if the PPC_ACR[DBGD] bit is set, however, after reset this bit is not set by default). Some external arbiters, including the one implemented in PowerSpan, violate this requirement. As a result, the system hangs following the first bus access after reset.  <b>Workaround:</b> Use only a compliant external arbiter or the internal MSC8101 arbiter.  <b>Fix Plan:</b> Rev A</p>	0K40A
<b>SIU13</b>	<p style="text-align: center;"><b>SDAMUX not Valid in Single-MS8101 Mode</b></p> <p><b>Date Added:</b> 3/14/2002  <b>Description:</b> SDAMUX signal is disabled (stuck at '0') when SDRAM machine handles the memory access and the chip is programmed to single-MS8101 mode (BCR[EBM]=0).  <b>Workaround:</b> None.  <b>Fix Plan:</b> TBD</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
SIU16	<p align="center"><b>Bus Busy Disable Mode Can Hang 60X Bus in Multi-Master Systems</b></p> <p><b>Date Added:</b> 5/21/2002</p> <p><b>Description:</b> The bus busy disable mode (SIUMCR[BBD=1]) can not be used if the MSC8101 is not the only master on the 60X bus. Using this mode in such a system can cause the 60X bus to hang.</p> <p><b>Workaround:</b></p> <ol style="list-style-type: none"> <li>1. If the external master supports the <math>\overline{ABB}</math> signal, do not use the bus busy disable mode and connect this signal to the MSC8101. The <math>\overline{DBB}</math> signal can either be connected or can be pulled up.</li> <li>2. If the external master does not support the <math>\overline{ABB}</math> signal do one of the following: <ol style="list-style-type: none"> <li>a. Do not use the bus busy disable mode and generate the <math>\overline{ABB}</math> signal externally. The <math>\overline{DBB}</math> signal can either be connected or can be pulled up. The following external <math>\overline{ABB}</math> implementation should be sufficient to work around the problem: Assert the <math>\overline{ABB}</math> signal whenever a qualified bus grant for the external master is sampled (Bus grant asserted while <math>\overline{ARTRY}</math> and <math>\overline{ABB}</math> are negated). Negate the <math>\overline{ABB}</math> signal when there is no qualified bus grant. The negation of <math>\overline{ABB}</math> should be as follows: Drive <math>\overline{ABB}</math> to VDD for half a clock cycle and then stop driving it (HIGH-Z).</li> <li>b. If using the internal arbiter and up to two external masters, connect the external bus grants (through an AND gate if more than one) to an available external bus request and define the priority for that request to be the highest in the PPC_ALRH register. The <math>\overline{DBB}</math> signal can either be connected or can be pulled up.</li> </ol> </li> </ol> <p><b>Fix Plan:</b> TBD</p>	0K40A
SIU18	<p align="center"><b>ARTRY Assertion When Using Pipeline Depth of Zero</b></p> <p><b>Date Added:</b> 10/15/2002</p> <p><b>Description:</b> Internal (60x) slave maintains a pipeline depth of zero by asserting AACK only after TA. When ARTRY is asserted the 60x bus access will be terminated and TA will not be asserted. Therefore the Internal (60x) slave will not assert AACK since TA was not asserted.</p> <p><b>Workaround:</b> Use a pipeline depth of one (BCR[PLDP]=0) for applications that require memory coherency.</p> <p><b>Fix Plan:</b> TBD</p>	0K40A
SIU19	<p align="center"><b>Bus Monitor Timeout When Using External Slave</b></p> <p><b>Date Added:</b> 10/15/2002</p> <p><b>Description:</b> When using an external 60x bus slave with the bus monitor activated, PSDVAL is not asserted when the external slave is accessed, which could cause the bus monitor to time-out and TEA to be asserted.</p> <p><b>Workaround:</b> The following workarounds</p> <ol style="list-style-type: none"> <li>1. Use pipeline depth of zero (BCR[PLDP]=1) when using an external 60x bus slave.</li> <li>2. Disable 60X bus monitor, SYPCR[PBME]=0.</li> <li>3. If the external 60x bus slave is another 810x or 826x device, connect the PSDVAL signals together.</li> </ol> <p><b>Fix Plan:</b> TDB</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
<b>QSIU1</b>	<p align="center"><b>Incorrect clock Synchronization in 1:4 and 1:6 Modes</b></p> <p><b>Date Added:</b> 5/30/2000:  <b>Description:</b> In PLL enabled mode, the core clock is not synchronized correctly with the bus clock for even clock ratios, such as 1:4 and 1:6 (bus clock: core clock).            Do not use even bus clock to core clock ratios.  <b>System Number:</b> 5744  <b>Fix Plan:</b> Rev 0.1</p>	0K40A
<b>QSIU3</b>	<p align="center"><b>TEA May Hang PPC Bus</b></p> <p><b>Date Added:</b> 5/30/2000:  <b>Description:</b> TEA may hang the PPC bus if it is asserted between specific address and data phases during a split transaction.  <b>Workaround:</b> Enable Bus Monitor.  <b>System Number:</b> 5724  <b>Fix Plan:</b> TBD</p>	0K40A
<b>QSIU4</b>	<p align="center"><b>Extended Mode on the Local Bus</b></p> <p><b>Date Added:</b> 6/13/2000:  <b>Description:</b> Using Extended mode on the local bus can generate incorrect transactions in certain combinations of consecutive reads and writes.  <b>Workaround:</b> Do not use Extended mode on the local bus.  <b>System Number:</b> 5959  <b>Fix Plan:</b> Not currently scheduled</p>	0K40A
<b>QSIU5</b>	<p align="center"><b>Incorrect Data on PowerPC Bus</b></p> <p><b>Date Added:</b> 6/13/2000, modified 10/15/2002  <b>Description:</b> The following sequence on the PowerPC bus can result in incorrect data:            1. Read transaction with DACK before AACK.            2. Failed atomic write transaction            3. Write transaction  <b>Workaround:</b> None  <b>System Number:</b> 5823  <b>Fix Plan:</b> RevA</p>	0K40A
<b>QSIU6</b>	<p align="center"><b>EE[4–5] Pins are Sampled on <math>\overline{\text{HRESET}}</math>, <math>\overline{\text{SRESET}}</math> and <math>\overline{\text{PORESET}}</math></b></p> <p><b>Date Added:</b> 8/31/2000  <b>Description:</b> The EE[4–5] pins should be sampled only on <math>\overline{\text{PORESET}}</math>, but they are sampled on <math>\overline{\text{SRESET}}</math> and <math>\overline{\text{HRESET}}</math> as well. Changing the value of the EE[4–5] pins after <math>\overline{\text{PORESET}}</math> negation might prevent the chip from booting, because their value might choose a different or undefined boot configuration.  <b>Workaround:</b> The EE[4–5] values should be kept constant and equal to the values on <math>\overline{\text{PORESET}}</math>.  <b>Fix Plan:</b> Rev A</p>	0K40A
<b>QSIU7</b>	<p align="center"><b>Pin <math>\overline{\text{IRQ7\_INTOUT}}</math> Not Open Drain</b></p> <p><b>Date Added:</b> 9/6/2000  <b>Description:</b> INOUT pin <math>\overline{\text{IRQ7\_INTOUT}}</math> should be open-drain but not implemented as one.  <b>Workaround:</b> Buffer INTOUT on the board when it is wire ORed.  <b>Fix Plan:</b> Rev. A</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
<b>QSIU9</b>	<p align="center"><b>PowerPC Bus Speed Limited to 50MHz</b></p> <p><b>Date Added:</b> 10/5/2000:  <b>Description:</b> The PPC Bus and Local Bus are limited to 50 MHz operation.  <b>Workaround:</b> None. With Rev0 silicon, it is recommended to use 1:2.5:5 clock ratio (Bus:CPM:Core) which will yield 125 MHz CPM and 250 MHz core when the bus clock frequency is set to 50 MHz.  <b>System Number:</b> 6355</p> <p>Rev 0.1</p>	0K40A
<b>QSIU10</b>	<p align="center"><b>Spurious TEA Following Consecutive DPRAM, Register File Accesses</b></p> <p><b>Date Added:</b> 1/28/2001  <b>Description:</b> An access to the DPRAM followed immediately by a write to the SIU register file may result in a spurious TEA. The write to the SIU register file is successful despite the TEA.  <b>Workaround:</b> None.  <b>System Number:</b> 6908  <b>Fix Plan:</b> Rev 0.1</p>	0K40A
<b>QSIU11</b>	<p align="center"><b>Loss of Data Integrity Caused By Excessive PLL Jitter</b></p> <p><b>Date Added:</b> 1/28/2001  <b>Description:</b> Excessive PLL jitter may cause loss of data integrity for accesses that cross the Extended Core/Bus clock domain boundary in certain MODCK configurations.</p> <p>Minimize PLL power supply noise and use clock configurations that result in input clocks to both PLLs in the range of 20MHz-25MHz. For example, MODCK #40, BUS:CPM:CORE = 1:2.5:5, with a 20MHz CLKIN which results in Bus = 48MHz, CPM = 120MHz, Core = 240MHz.</p> <p><b>System Number:</b> 6915  <b>Fix Plan:</b> Rev 0.1</p>	0K40A
<b>QSIU13</b>	<p align="center"><b>Software Watchdog Cannot be Enabled after Boot from Host</b></p> <p><b>Date Added:</b> 8/5/2001  <b>Description:</b> The software watchdog is disabled when booting from host. It cannot be subsequently enabled because the SYPCR can only be written once.  <b>Workaround:</b> None  <b>Fix Plan:</b> Rev A</p>	0K40A
<b>QSIU15</b>	<p align="center"><b>60x Compatible Global Transaction Fail on RETRY</b></p> <p><b>Date Added:</b> 5/30/2000, modified 10/15/2002  <b>Description:</b> Data may be lost on RETRY when global transactions are performed in 60x compatible mode.  <b>Workaround:</b> When global transactions are used, 60x compatible mode cannot be used.  <b>System Number:</b> 5678  <b>Fix Plan:</b> RevA</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
<b>QSIU16</b>	<p style="text-align: center;"><b>ALE Output During Reset</b></p> <p><b>Date Added:</b> 2/20/2003  <b>Description:</b> ALE behavior is not guaranteed during reset. This affects only multi-master systems which perform reset configuration from external memory and which use ALE for all memory accesses. ALE recovers with the first access after reset.  <b>Workaround:</b> None  <b>System Number:</b>  <b>Fix Plan:</b> RevA</p>	0K40A
<b>DMA1</b>	<p style="text-align: center;"><b>DMA Data Corruption on either PPC Bus or Local Bus</b></p> <p><b>Date Added:</b> 2/19/2002  <b>Description:</b> Data transferred by the DMA on either the PPC Bus or Local Bus may be corrupted.  <b>Workaround:</b> For DMA accesses on the PPC Bus - disable PPC bus pipeline by setting BCR[PLDP]=1. For DMA accesses on the Local Bus the UPMC programming patch is available.  <b>System Number:</b> 7462  <b>Fix Plan:</b> RevA</p>	0K40A
<b>EFC1</b>	<p style="text-align: center;"><b>Inaccurate EFCOP IIR Outputs For Two or Fewer Coefficients</b></p> <p><b>Date Added:</b> 2/19/2002  <b>Description:</b> When using normal (dual) DMA or fly-by DMA transfers which have maximum transfer size greater than 32-bits with the EFCOP to perform IIR filtering with two or less IIR coefficients, the first output of IIR filter will be lost. The rest of the outputs will be shifted and inaccurate.             Use only DMA 32-bit maximum transfer size for both input and output channels.   <b>Fix Plan:</b> Not currently scheduled.</p>	0K40A
<b>BOOT1</b>	<p style="text-align: center;"><b>Incorrect Checksum for Host Bootload</b></p> <p><b>Date Added:</b> 8/15/2000:  <b>Description:</b> The host bootload calculates erroneous checksum.  <b>Workaround:</b> Clear ICR[HF3] so that the host bootload ignores the checksum comparison result.  <b>System Number:</b> 6178  <b>Fix Plan:</b> Rev A</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
<p><b>BOOT2</b></p>	<p align="center"><b>Boot Interference in Multi-Master System with Shared Memory</b></p> <p><b>Date Added:</b> 8/5/2001</p> <p><b>Description:</b> The DSPRAM address in the memory map as programmed by the boot loader code in the ROM is the same for all processors. During simultaneous boot, this will cause interference of one processor with another.</p> <p><b>Workaround:</b> For up to 4 MSC8101's including the configuration master.</p> <p>Boot the processors one after the other, and not at the same time. Reprogram unique DSPRAM address for each processor. The configuration master is set also to be the arbitration master and the memory controller for the system. The configuration word for the master should set the MMR field of the reset word (bits [18:19]) to 2'b11. This will mask all the external bus requests of the configuration slaves. After the master completes its boot, the user should:</p> <ol style="list-style-type: none"> <li>1. Clear all external requestors from the Arbitration Level Register (ALR) of the arbitration master.</li> <li>2. Reprogram the UPM of the DSPRAM bank to unique address (see programming example below)</li> <li>3. Set priority for the next configuration slave in the Arbitration Level Register (ALR) of the arbitration master.</li> <li>4. Enable external bus requests by clearing SIUMCR MMR field (bits [16:17]).</li> <li>5. Repeat stages 2,3 for consecutive slaves.</li> </ol> <p>Configuration master programming code:</p> <pre> move.l PPC_ALRH,D7 ; Step #1 move.l PPC_ALRL,D8 bmclr.w #\$f,D7.L bmclr.w #\$ff00,D8.H move.l D7,PPC_ALRH move.l D8,PPC_ALRL wpmc_init \$04000000 ; Step #2 (DSPRAM base address \$0400_0000) move.l PPC_ALRH,D7 ; Step #3 nop bmset.w #\$7,D7.L nop move.l D7,PPC_ALRH move.l SIUMCR,D7; Step #4 nop bmclr.w #\$c000,D7.L nop move.l D7,SIUMCR                     </pre> <p><b>Fix Plan:</b> RevA</p>	<p>0K40A</p>

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
<b>GEN1</b>	<p align="center"><b>Device Withstands MM ESD of 75V Instead of 100V</b></p> <p><b>Date Added:</b> 5/21/2002  <b>Description:</b> Device meets the ESD specifications for Human Body Model (HBM) of 1000V and Charged Device Model (CDM) of 500V but does not withstand the Machine Model (MM) requirement of 100V. All pins guaranteed to withstand 75V MM.  <b>Workaround:</b> None.  <b>Fix Plan:</b> RevA</p>	0K40A
<b>GEN2</b>	<p align="center"><b>Unexpected Outputs During Boundary Scan</b></p> <p><b>Date Added:</b> 10/18/2002  <b>Description:</b> D[32:60] outputs may behave indeterminately during boundary scan.  <b>Workaround:</b> Reset the device by asserting PORESET while HPE/EE1=0. Alternatively, assert PORESET throughout boundary scan.  <b>Fix Plan:</b> RevA</p>	0K40A
<b>SC1</b>	<p align="center"><b>PC Cannot Be Updated in Debug Mode Entered From Asynchronous Interrupt</b></p> <p><b>Date Added:</b> 10/5/2000  <b>Description:</b> When a DEBUG instruction is executed in a static or dynamic delay slot created by an asynchronous interrupt, the core enters Debug mode, but the PC cannot be updated.  <b>Workaround:</b> In the dynamic case, the debugger can use a status bit in the ESR, which indicates whether the core entered a debug in a delay slot. Software workarounds are available for all the static cases. A detailed description was sent by StarCore and can be resent upon request.  <b>Fix Plan:</b> RevA</p>	0K40A
<b>SC3</b>	<p align="center"><b>Erroneous Trace Buffer Value</b></p> <p><b>Date Added:</b> 10/5/2000  <b>Description:</b> An erroneous 62-bit value may be written to the trace buffer when the EOnCE is programmed to write both event counters (ECNT_VAL and ECNT_EXT).  <b>Workaround:</b> None.  <b>Fix Plan:</b> RevA</p>	0K40A
<b>SC4</b>	<p align="center"><b>SC140 May Hang After Write To PCTL0 Register.</b></p> <p><b>Date Added:</b> 2/19/2002  <b>Description:</b> Write to PCTL0 immediately freezes the core for 150-900 cycles. If the system is busy (e.g. pre-fetch transactions), the core may not exit the freeze state.  <b>Workaround:</b></p> <p>Option A:</p> <ol style="list-style-type: none"> <li>1. Make sure the EFCOP is not working.</li> <li>2. Make sure the local bus to L1 memory is not working.</li> <li>3. The program that writes to PCTL0 is in internal memory.</li> <li>4. Write to PCTL0 immediately after reset before any external data accesses.</li> </ol> <p>Option B: Do not write to PCTL0.</p> <p><b>System Number:</b> 7560  <b>Fix Plan:</b> TBD</p>	0K40A



**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
<p><b>SC5</b></p>	<p align="center"><b>SC140 CORE May Hang After Illegal Execution Set</b></p> <p><b>Date Added:</b> 2/19/2002  <b>Description:</b> Upon receipt of an illegal execution set the SC140 CORE may enter a freeze state that can only be released by reset.  <b>Workaround:</b> No workaround available.  <b>System Number:</b> 7541  <b>Fix Plan:</b> TBD</p>	<p>0K40A</p>
<p><b>SC6</b></p>	<p align="center"><b>Incorrect Data on Trace Buffer Read During Core Freeze</b></p> <p><b>Date Added:</b> 2/19/2002  <b>Description:</b> After writing data to the Trace Buffer, the TB is disabled, in order to read from it. There are 2 options to read the TB and the problem occurs in both:</p> <ol style="list-style-type: none"> <li>1. Reading the TB by software.</li> </ol> <p>If, While reading the TB by SW into a core register, there is a core freeze, One data over-write the previous data.</p> <ol style="list-style-type: none"> <li>2. Reading the TB from the JTAG.</li> </ol> <p>If the JTAG reads the TB while there is a core freeze, the data will not be correctly sampled.</p> <p><b>Workaround:</b></p> <ol style="list-style-type: none"> <li>1. Software:  Read the TB by software, when there is no core freeze: <ol style="list-style-type: none"> <li>a. The program will be in internal memory.</li> <li>b. Make sure the EFCOP is not working.</li> <li>c. Make sure the local bus to L1 memory is not working.</li> <li>d. The Write-Buffer is empty.</li> <li>e. There are no other move commands except for the TB read.</li> </ol> </li> <li>2. JTAG: <ol style="list-style-type: none"> <li>a. Read the TB from JTAG only when the core is in DEBUG mode.</li> <li>b. Before reading the TB, flush the Write-Buffer.</li> </ol> </li> </ol> <p><b>System Number:</b> 7604  <b>Fix Plan:</b> TBD</p>	<p>0K40A</p>

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
SC7	<p style="text-align: center;"><b>Change of Flow May Cause Incorrect Trace-Buffer Data</b></p> <p><b>Date Added:</b> 2/19/2002</p> <p><b>Description:</b> When programing the EOnCE for tracing events of change of flow (TCHOF) and interrupts (TINT), the Trace-Buffer will be updated on every event by the source and destination addresses. In the event of a CHOF (change of flow) to another CHOF with an interrupt request in between, the Trace-Buffer will be updated with additional data. The additional data is incorrect and is not needed for the trace.</p> <p><b>Workaround:</b> Perform post-processing after reading the Trace-Buffer. Search in the data for a source address and the destination before it should be the destination of that source. That means there is a destination which came before its source. Delete the source and the previous data.</p> <p>7794</p> <p><b>Fix Plan:</b> TBD</p>	0K40A
SC8	<p style="text-align: center;"><b>Debug Exception Request Form JTAG is Not Accepted During Core Freeze</b></p> <p><b>Date Added:</b> 5/21/2002</p> <p><b>Description:</b> JTAG debug exception request is not accepted by the Core during freeze. If the request is asserted and negated during core freeze, the request will be discarded.</p> <p><b>Workaround:</b> Assert Debug request from JTAG. When entering the exception routine, assert by software an external pin (EE pin for example), to signal the exception Service Routine is now executed. After that, a new JTAG instruction can be written.</p> <p><b>Fix Plan:</b> TBD</p>	0K40A
SC9	<p style="text-align: center;"><b>EE Pins Do Not Enable Different EOnCE Modules During Core Freeze</b></p> <p><b>Date Added:</b> 5/21/2002</p> <p><b>Description:</b> If EE pins are asserted to enable events in EOnCE during core freeze and the request is negated during the same core freeze, the event is not enabled.</p> <p><b>Workaround:</b> Poll on Core status from JTAG. Assert the EE pin(s) until the Core is not in freeze for at least 3 cycles.</p> <p><b>Fix Plan:</b> TBD</p>	0K40A
CPM2	<p style="text-align: center;"><b>CAM Access Not Atomic</b></p> <p><b>Date Added:</b> 5/30/2000:</p> <p><b>Description:</b> The bus atomicity mechanism for CAM access may not function correctly when the CPM's DMA accesses the CAM. This only affects systems in which multiple CPMs will access the CAM.</p> <p><b>Workaround:</b> None</p> <p><b>System Number:</b> 1410</p> <p><b>Fix Plan:</b> Rev A</p>	0K40A
CPM4	<p style="text-align: center;"><b>No CTS Lost Indication with HDLC</b></p> <p><b>Date Added:</b> 5/30/2000</p> <p><b>Description:</b> When CTS is negated at the end of an HDLC frame, (last flag or one bit before) transmission will be aborted. However, there is no CTS-LOST indication. There is only an abort indication.</p> <p><b>Workaround:</b> None</p> <p><b>System Number:</b> 1670</p> <p><b>Fix Plan:</b> Rev A</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
<b>CPM5</b>	<p style="text-align: center;"><b>Data Corruption on SDMA Flyby</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> The data of an SDMA write, which follows a SDMA flyby read in the local bus may be corrupted.  <b>Workaround:</b> None  <b>System Number:</b> 1720  <b>Fix Plan:</b> Rev A</p>	0K40A
<b>CPM6</b>	<p style="text-align: center;"><b>Erroneous Report of Overrun on FCC</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> Spurious overrun indications on the FCC may occur in the following cases:  1. After a stop transmit command is issued.  2. Following a CTS lost condition.  3. Late collision under ethernet.  <b>Workaround:</b> None  <b>System Number:</b> 1746  <b>Fix Plan:</b> Rev A</p>	0K40A
<b>CPM7</b>	<p style="text-align: center;"><b>Erroneous Report of Overrun With Fast Ethernet</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> If the CRS (carrier sense) signal is negated while fast ethernet frame is transmitted, an overrun error may occur and the FCC may have to be reset.  <b>Workaround:</b> None  <b>System Number:</b> 1752  <b>Fix Plan:</b> Rev A</p>	0K40A
<b>CPM8</b>	<p style="text-align: center;"><b>Error on Transmit On Demand Register</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> The TODR mechanism may freeze serial channels.  <b>Workaround:</b> Do not use TODR.  <b>System Number:</b> 2484  <b>Fix Plan:</b> Rev A</p>	0K40A
<b>CPM9</b>	<p style="text-align: center;"><b>Erroneous Reception of ATM Cell</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> Under certain conditions, an ATM receiver may receive cells of PHYs which were not addressed for it. Details of the condition:  <ul style="list-style-type: none"> <li>• ATM receiver in UTOPIA slave mode.</li> <li>• FIFO full condition occurred (this happens only when the transmitter violates the UTOPIA standard requirements: transmits data without CLAV).</li> <li>• Transmitter changed selected PHY number.</li> <li>• FIFO full condition ended (CPM read some data from FIFO).</li> </ul> <b>Workaround:</b> Use different VPI/VCI for different PHYs or expect the cells to be discarded by higher-level protocol software.  <b>System Number:</b> 2493  <b>Fix Plan:</b> Rev A</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
CPM10	<p style="text-align: center;"><b>Error in ATM Underrun Report</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> In ATM, a Transmit internal rate underrun error is not reported correctly in the TIRU field of the FCCE register. In most cases, TIRU is not set in the FCCE when an internal rate underrun error occurs. In some rare cases that depend on internal sequences within the communications controller, the TIRU bit may be set as expected when the error should be reported.  <b>Workaround:</b> None  <b>System Number:</b> 2611  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM11	<p style="text-align: center;"><b>False Indication of Shared Flag</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> FCC-TX HDLC - FCT_TXD (data out) changes from 1--&gt;0 for 1 ser_clock period, few clocks after the reset command from MAIN is given. A false shared flag can be detected at the receiver if the last bit before reset was 0, and the receiver considers it as a closing flag of the frame. In most of cases, a CRC error is generated and the frame is discarded.  <b>Workaround:</b> None  <b>System Number:</b> 3024  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM112	<p style="text-align: center;"><b>FCC Missing Reset at OverRun</b></p> <p><b>Date Added:</b> 12/19/2003  <b>Description:</b> TxBD may not be closed for FCC in Half-duplex 10BaseT Ethernet. There may be a mismatch between the actual transmitted BD and the BD for which status is updated. As a result, the status of one to three BDs may not be updated, and they would appear "Ready", although the associated frames have been transmitted (assuming a frame per BD).  <b>Workaround:</b> Use microcode patch provided by Freescale.  <b>System Number:</b> 11064, 11067  <b>Fix Plan:</b> N/A</p>	0K40A
CPM13	<p style="text-align: center;"><b>Error in Random Number Generation</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> In Fast Ethernet transmit, when more then one (up to four) frames reside in the FCC FIFO, random number generation (for collision wait) may produce the same number for all four frames.  <b>Workaround:</b> None  <b>System Number:</b> 3421  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM14	<p style="text-align: center;"><b>Corruption of ATM Cells</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> Corruption of ATM cells may occur when the following combination is used: AAL1 with UDC in which the user-defined header size is 9 to 12 octets and PM is not used.  <b>Workaround:</b> Since this problem appears in a very specific condition as described above, avoiding any of the elements (e.g., using cell header of 8 octets) eliminates it.  <b>System Number:</b> 3488  <b>Fix Plan:</b> Rev A</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
CPM15	<p style="text-align: center;"><b>Corruption of Port D Registers</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> The PDATA, PDATB, PDATC, and PDATD registers can only be written with a 32-bit write instruction. (i.e., stw). When 8- or 16-bit write instructions (i.e., sth, stb) are used, the bits not being written may be corrupted.  <b>Workaround:</b> Use a 32-bit write instruction only to write to the PDATA, PDATB, PDATC, and PDATD registers.  <b>System Number:</b> 3679  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM17	<p style="text-align: center;"><b>Error in Reporting UTOPIA Error Condition</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> An FCC receiver which is configured as single PHY master does not detect a UTOPIA error condition when SOC and CLAV are not asserted simultaneously.  <b>System Number:</b> 3728  Rev A</p>	0K40A
CPM21	<p style="text-align: center;"><b>False Indication of Collision in Fast Ethernet</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> In the Fast Ethernet a false COL is reported whenever a collision occurs on the preamble of the previous frame.  <b>Workaround:</b> S/W should ignore COL indications when the CRC of the frame is correct.  <b>System Number:</b> 3927  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM22	<p style="text-align: center;"><b>False Defer Indication in Fast Ethernet</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> In the fast ethernet, if a frame is transmitted due to defer and this frame also gets late collision, a false defer indication is indicated for the next frame.  <b>Workaround:</b> None  <b>System Number:</b> 3981  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM24	<p style="text-align: center;"><b>Error in Indicating IDLE Between Frame</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> In the FCC HDLC transmitter, if slow serial clock (<math>cpm\_freq/serial\_clock &gt; 16</math>) is used, RTS does not transition to IDLE between frames. This means that all the frames are transmitted back-to-back in case there is valid data in the transmitter's FIFO.  <b>Workaround:</b> None  <b>System Number:</b> 3998  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM25	<p style="text-align: center;"><b>RTS Not Synchronized to Serial Clock</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> In the FCC HDLC transmitter in nibble mode, the negation of RTS output signal is not synchronized to the serial clock. The RTS is negated after the last nibble of the data and always before the next edge of the serial clock.  <b>Workaround:</b> None  <b>System Number:</b> 4089  <b>Fix Plan:</b> The errata will not be corrected due to minimal system impact and/or availability of simple work-arounds.</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
CPM27	<p style="text-align: center;"><b>Error in Heartbeat Checking in FCC</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> The heartbeat checking in FCC transmit ethernet 10Mbps does not work properly. The standard requires that the collision pulse from the PHY should be checked within a window of 4usec from the falling edge of the carrier sense. The MSC8101 samples the collision signal only once at exactly 4usec (10 serial clocks) after the falling edge of the carrier sense signal.  <b>Workaround:</b> None  <b>System Number:</b> 4155  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM28	<p style="text-align: center;"><b>Error in Receive Frame Threshold</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> In the SCC Rx in HDLC mode, RFTHR does not work. There is no way to get interrupts on the receive side after a programmable number of frames.  <b>Workaround:</b> RFTHR should be programed to 1.  <b>System Number:</b> 4163  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM29	<p style="text-align: center;"><b>MAXD1 and MAXD2 May Not Be Less Than MFLR</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> In SCC Rx ethernet, the option of transferring only part of a frame into memory (MAXD1 and MAXD2 &lt; MFLR) does not work.  <b>Workaround:</b> None  <b>System Number:</b> 4166  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM30	<p style="text-align: center;"><b>Graceful Stop Command Does Not Work</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> The graceful stop command does not work in SCC Tx in the following protocols: Ethernet, HDLC, Transparent.  <b>Workaround:</b> None  <b>System Number:</b> 4167  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM35	<p style="text-align: center;"><b>Data Corruption in SCC Transparent Mode</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> When SCC transparent, envelope mode is used and the received frame size is (4*n) + 1, the last byte is corrupted. When GSMR_H(RFW) - rx FIFO width is used, the received data is completely corrupted, not just the last byte.  <b>Workaround:</b> The bug can be worked around with a microcode patch.  <b>System Number:</b> System number; 4350  <b>Fix Plan:</b> Rev A</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
CPM36	<p style="text-align: center;"><b>SI SYNC Timing Restriction</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> SI's sync signal may not change exactly on clock edge in the following cases. The bug affects operation only when the SI is in one of two modes:              fsd = 00, ce = 0, fe = 0, dsc=1          (Sync sampled with falling edge -&gt; Sync should not change on rising edge)              fsd = 00, ce = 1, fe = 1, dsc=1          (Sync sampled with rising edge -&gt; Sync should not change on falling edge).  <b>Workaround:</b> When working in these modes, the sync signal to the SI should be manipulated such that it does not change on the exact edge of the serial clock. Toggle the sync at least 5ns after the edge. One way to implement such a workaround is to add a noninverting buffer between the device that generates the sync signal and the MSC8101 that uses it.  <b>System Number:</b> 3258  <b>Fix Plan:</b> Rev A.</p>	0K40A
CPM38	<p style="text-align: center;"><b>Heartbeat Error and Carrier Sense Lost Error On Two Frames</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> There are rare cases when a heartbeat error and carrier sense lost error are reported on two frames. The error is reported in the frame in which it occurred, but in those rare cases it is also reported on an adjacent frame.  <b>Workaround:</b> None  <b>System Number:</b> 1547,1550  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM39	<p style="text-align: center;"><b>Corruption in AAL0 Cell Payload</b></p> <p><b>Date Added:</b> 5/30/2000          There is a rare case in using the ATM AAL0 transmitter that the AAL0 cell payload may be corrupted. This can occur in certain internal sequence of events that the user cannot detect or control.</p> <p>1. Use the available microcode patch from the web site.          2. When working with AAL0 SAR, place the TCELL_TMP_BASE 64 byte align plus 4. For example use TCELL_TMB_BASE = 0x2d04 not 0x2d00.          4648a          Rev A</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
CPM40	<p style="text-align: center;"><b>Corruption in AAL0 IDLE Cell</b></p> <p><b>Date Added:</b> 5/30/2000</p> <p>There is a rare case when transmitting an ATM idle cell that the idle cell may be corrupted. This can occur in certain internal sequences of events that cannot be controlled or detected by the user.</p> <p>Place the Idle Base template at address 64 byte align minus 4. For example use Idle_BASE = 0x2cfc not 0x2d00.</p> <p>4648b</p> <p>Rev A</p>	0K40A
CPM41	<p style="text-align: center;"><b>Limitation in ATM Controller</b></p> <p><b>Date Added:</b> 5/30/2000</p> <p>There are some limitations in the ATM controller. The first limitation is that only the first 8 PM tables can be used instead of 64. When using these 8 tables, the user must clear the 5 most significant bits of TBD_BASE (in case of Tx PM) or RBD_BASE (in case of Rx PM). The second limitation is that only the first 2048 ATM channel numbers can be used.</p> <p>There is a microcode patch that can fix the PM limitation. The ATM channel number limitation has no workaround.</p> <p>4744</p> <p>Rev A</p>	0K40A
CPM42	<p style="text-align: center;"><b>Data Corruption in MCC</b></p> <p><b>Date Added:</b> 5/30/2000</p> <p><b>Description:</b> Data corruption may occur in the receive buffers of MCC channels when more than one TDM slot uses 7 bits of contiguous data.</p> <p><b>Workaround:</b> It is possible to avoid this problem by splitting the 7 bits slots between two SI ram entries such that one entry will represent 4 bits of the slot and the other SI entry will represent 3 bits of the slot. The errata occurs only when all the 7 bits are represented by one entry in the SI ram.</p> <p><b>System Number:</b> 4743</p> <p><b>Fix Plan:</b> Rev A</p>	0K40A
CPM43	<p style="text-align: center;"><b>TxCLAV Ignored By UTOPIA in Single PHY Mode</b></p> <p><b>Date Added:</b> 5/30/2000</p> <p><b>Description:</b> When the FCC transmitter is configured to work in UTOPIA single PHY master mode, it ignores negation of the TxCLAV signal. Therefore, the UTOPIA slave cannot control the flow of cells by negating TxCLAV. Note that this bug affects Rev A.1 chips only.</p> <p><b>Workaround:</b> Configure the FCC to work in multi-master mode but limit the number of PHYs to 1 by programming: FPSMR[LAST PHY] = 5'b0</p> <p><b>System Number:</b> 4882</p> <p><b>Fix Plan:</b> Rev A</p>	0K40A



**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
CPM44	<p style="text-align: center;"><b>Zero Insertion Error on MCC</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> When the MCC transmitter is used in HDLC super channel mode, a zero insertion at the last bit before the flag fails to occur.  <b>Workaround:</b> There is a microcode patch which fixes the problem.  <b>System Number:</b> 4941  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM45	<p style="text-align: center;"><b>Error in CLAV Sample Point</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> In FCC ATM transmit master mode (multiple PHY only), the CLAV signal is sampled 5 clocks before the end of the cell instead of 4 clocks. This is relevant only for back-to-back transmission sequence.  <b>Workaround:</b> In multiple PHY fix priority polling mode, by adding a dummy PHY, it is possible to ensure that the dummy PHY is polled at payload 44 (5 clocks before the end of the cell). This is possible since the cell length is constant and the number of PHY to poll is also constant.  <b>System Number:</b> 5031  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM46	<p style="text-align: center;"><b>Error in Internal Prioritization of CPM Resource</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> Each of the communication controllers (FCC, MCC, SCC, ...) issues request for service to the CPM with different priorities in order to receive the necessary assistance in time. Because of an internal connection error, the FCC3 request for service is issued with a much lower priority than intended. Because of this, FCC3 may sporadically overrun when the CPM is heavily loaded.  <b>Workaround:</b> None  <b>System Number:</b> 5663  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM48	<p style="text-align: center;"><b>Error in TDM</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> Disabling TDMx may interfere with the operation of TDMy if TDMy uses the SI-RAM blocks directly above those used by TDMx. For example:   start address of TDMc = 0  start address of TDMb = 2  start address of TDMd = 4   when disabling TDMd, TDMb is affected.  when disabling TDMb, TDMc is affected.  when disabling TDMc, No TDM is affected.   <b>Workaround:</b> Instead of disabling a TDM, the user can switch to a shadow RAM that contains only non supported slots in its entries.  <b>System Number:</b> 5714  <b>Fix Plan:</b> Rev A</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask																																								
<b>CPM49</b>	<p align="center"><b>Error in FEC CAM address recognition</b></p> <p><b>Date Added:</b> 3/14/2002  <b>Description:</b> External CAM address recognition in Fast Ethernet controller does not function.  <b>Workaround:</b> Use microcode patch available from Freescale.  <b>System Number:</b> 5404  <b>Fix Plan:</b> RevA</p>	0K40A																																								
<b>CPM50</b>	<p align="center"><b>MCC Transparent Super Channel Loss of Alignment</b></p> <p><b>Date Added:</b> 5/30/2000  <b>Description:</b> When the MCC is configured to work in Transparent, super channel first sync slot synchronization, loss of alignment may occur when the first data (idles) on the Rx data line matches the value of the RCVSYNC parameter.  <b>Workaround:</b> Write to RCVSYNC a pattern which cannot appear in the Rx data line.  <b>System Number:</b> 5833  <b>Fix Plan:</b> Rev A</p>	0K40A																																								
<b>CPM54</b>	<p align="center"><b>Error in switching to and from shadow SI ram.</b></p> <p><b>Date Added:</b> 12/10/2000, modified 15/10/2002  <b>Description:</b> Dynamic switching in SIRAM may not be executed properly.  <b>Workaround:</b> In SI RAM, when working with shadow RAM, the last entry (n) and the entry immediately before the last entry (n-1) MUST have at least one common bit in the CNT or BYT fields. For example:</p> <table border="0" data-bbox="298 968 1008 1444"> <tr> <td>SIRAM</td> <td>Entry</td> <td>CNT</td> <td>BYT</td> </tr> <tr> <td></td> <td>n-1</td> <td>000</td> <td>1</td> </tr> <tr> <td></td> <td>n</td> <td>010</td> <td>1</td> </tr> <tr> <td colspan="4">The above is okay</td> </tr> <tr> <td></td> <td>n-1</td> <td>101</td> <td>0</td> </tr> <tr> <td></td> <td>n</td> <td>001</td> <td>0</td> </tr> <tr> <td colspan="4">The above is okay</td> </tr> <tr> <td></td> <td>n-1</td> <td>100</td> <td>0</td> </tr> <tr> <td></td> <td>n</td> <td>001</td> <td>0</td> </tr> <tr> <td colspan="4">The above is not okay.</td> </tr> </table> <p><b>System Number:</b> 6282, 6283  <b>Fix Plan:</b> RevA</p>	SIRAM	Entry	CNT	BYT		n-1	000	1		n	010	1	The above is okay					n-1	101	0		n	001	0	The above is okay					n-1	100	0		n	001	0	The above is not okay.				0K40A
SIRAM	Entry	CNT	BYT																																							
	n-1	000	1																																							
	n	010	1																																							
The above is okay																																										
	n-1	101	0																																							
	n	001	0																																							
The above is okay																																										
	n-1	100	0																																							
	n	001	0																																							
The above is not okay.																																										
<b>CPM55</b>	<p align="center"><b>Error in ATM_Transmit command.</b></p> <p><b>Date Added:</b> 12/10/2000  <b>Description:</b> The ATM_Transmit command does not execute correctly when used on APC priority above 4.  <b>Workaround:</b> None.  <b>System Number:</b> 6162  <b>Fix Plan:</b> Rev A</p>	0K40A																																								

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
<b>CPM57</b>	<p style="text-align: center;"><b>AAL5 Cell Corruption.</b></p> <p><b>Date Added:</b> 1/28/2001  <b>Description:</b> The second part of a second cell may overwrite the second part of the first cell in an AAL5 frame.  <b>Workaround:</b> Use microcode patch.  <b>Fix Plan:</b> Rev A</p>	0K40A
<b>CPM64</b>	<p style="text-align: center;"><b>AAL5 RxBd[LNE] error generated if PDU length exceeds 65512 bytes</b></p> <p><b>Date Added:</b> 5/31/2001  <b>Description:</b> When the CPM receives an AAL5 PDU between 65512-65535 bytes (maximum length) the CPM sets the RxBd[LNE] indicating a receive length error, however the memory buffer contents for the PDU are correct.  <b>Workaround:</b> Receive AAL5 PDU less than 65512 bytes or use microcode patch.  <b>System Number:</b> 7025  <b>Fix Plan:</b> Rev A</p>	0K40A
<b>CPM65</b>	<p style="text-align: center;"><b>SS7 Microcode in ROM does not function correctly</b></p> <p><b>Date Added:</b> 8/5/2001  <b>Description:</b> The SS7 microcode in ROM does not function correctly and should not be used.  <b>Workaround:</b> Use the Enhanced SS7 microcode package.  <b>Fix Plan:</b> Rev A</p>	0K40A
<b>CPM71</b>	<p style="text-align: center;"><b>CPM does not snoop MCC buffer descriptors.</b></p> <p><b>Date Added:</b> 8/5/2001  <b>Description:</b> When the MCC performs a DMA read or write of the buffer descriptor, GBL is not asserted and TC2 is always driven low. Therefore cache snooping will not be enabled for MCC BDs, therefore BDs in memory will not match the data cache. Also the bus used for the DMA is always the 60x, therefore if the BDs are on the local bus then the DMA consumes bandwidth on both the 60x and Local bus.  <b>Workaround:</b> If GBL and/or TC2 are set in the MCC TSTATE/RSTATE parameters, use microcode patch available from Freescale which fixes the above problem. If GBL and TC2 are not set to improve performance move the MCC BDs to the 60x bus. The microcode patch will fix both the GBL/TC2 and the bus performance issue.  <b>System Number:</b> 7018  <b>Fix Plan:</b> Rev A</p>	0K40A
<b>CPM72</b>	<p style="text-align: center;"><b>MCC Global Underruns</b></p> <p><b>Date Added:</b> 8/5/2001  <b>Description:</b> An MCC transmitter global underrun (GUN) error may result from intensive activity on FCC1 (e.g. burst of short back to back Ethernet frames). This is due to the prioritization of the MCC transmitter relative to FCC1 receiver and transmitter as well as the MCC receiver.  <b>Workaround:</b> Each serial channel above can request a service at normal or emergency level. In case of emergency, the request is handled before normal (non-emergency) request of the channels at a higher priority level. The proposed change is to allow the MCC transmitter to assert an emergency request instead of normal request. The impact on FCC1 in this case is minimal. This feature will be controlled by a new MCC mode bit in future MSC8101 revisions. This new MCC mode bit will allow users to continue to use the current CPM priority scheme in their applications if required.  <b>System Number:</b>  <b>Fix Plan:</b> Rev A</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
CPM73	<p style="text-align: center;"><b>SI RAM Corruption</b></p> <p><b>Date Added:</b> 8/5/2001  <b>Description:</b> (7049)An access to the SI RAM bank from the 60x bus while the corresponding TDM is active may result in data corruption within the SI RAM.  <b>Workaround:</b> Associate the SI RAM bank with an inactive TDM before attempting to access it. Once the accesses has been made, the SI RAM bank should be re-assigned to the active TDM.  <b>System Number:</b> 7049  <b>Fix Plan:</b> Rev A</p>	0K40A
CPM74	<p style="text-align: center;"><b>FCC HDLC Controller Stops Transmitting When Using Nibble Mode With MFF=0</b></p> <p><b>Date Added:</b> 8/27/2001  <b>Description:</b> When running an FCC in HDLC nibble mode with the multi-frame per FIFO bit off (MFF=0) the CPM may lose synchronization with the FCC HDLC controller. As a result the HDLC controller will get stuck and stop transmission.  <b>Workaround:</b> When running the FCC in HDLC nibble mode set the MFF=1 or alternatively run the FCC in HDLC bit mode.  <b>Fix Plan:</b> RevA</p>	0K40A
CPM76	<p style="text-align: center;"><b>First transmitted bit zero in FCC Transparent Mode with GFMR[CTSS]=1</b></p> <p><b>Date Added:</b> 8/27/2001  <b>Description:</b> When using an FCC in transparent mode the first bit of a frame is transmitted as zero every time RTS is asserted before CTS is asserted when CTS is sampled synchronously with data (GFMR[CTSS]=1). If CTS is in pulse mode (GFMR[CTSP]=1) only the first frame is affected because CTS is ignored thereafter. If CTS is not in pulse mode (GFMR[CTSP]=0) then every frame is affected separately.  <b>Workaround:</b> If the receiver synchronizes on a 8/16-bit sync pattern stored in the FDSR register (GFMR[SYNL]=1x) ensure that the synchronization pattern starts with a "0". If no synchronization pattern is used (GRMR[SYNL]=0x) add a one-byte dummy buffer before sending the real data buffers.  <b>Fix Plan:</b> RevA</p>	0K40A
CPM79	<p style="text-align: center;"><b>FCC Fast Ethernet Flow Control</b></p> <p><b>Date Added:</b> 3/14/2002  <b>Description:</b> When the FCC receives a flow control pause message with MAC parameter =0xffff, it sets a zero delay instead of maximum delay.  <b>Fix Plan:</b> RevA</p>	0K40A
CPM80	<p style="text-align: center;"><b>MCC CES User Template</b></p> <p><b>Date Added:</b> 3/14/2002  <b>Description:</b> If the transparent MCC Tx CES channel requires the user template (CHAMR[UTM]=1) only the first 8 bytes of the user defined pattern are transmitted. Then the transmitter will continue to send bytes 4-7 of the pattern continuously until the counter reaches 0. Any bytes defined in the pattern after byte 7 are never transmitted.  <b>Workaround:</b> Use a template size of 8 bytes.  <b>Fix Plan:</b> RevA</p>	0K40A
CPM85	<p style="text-align: center;"><b>Only One BSY Interrupt Generated for AAL0</b></p> <p><b>Date Added:</b> 5/21/2002  <b>Description:</b> When using AAL0, only one BSY interrupt will be received regardless of the number of BSY events that are generated.  <b>Workaround:</b> None.  <b>Fix Plan:</b> RevA</p>	0K40A


**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
CPM86	<p style="text-align: center;"><b>Random PHY Number For FCC RX in Single-PHY Master Mode</b></p> <p><b>Date Added:</b> 5/21/2002</p> <p><b>Description:</b> When the FCC Receive ATM controller is configured for Single PHY Master mode (FPSMR[RUMP]=0, FPSMR[RUMS]=0) and FPSMR [LAST PHY / PHY ID] is not equal to zero, a random PHY ID might be allocated to the incoming cells instead of the expected zero (for Single-PHY). This will result in a loss of cells. This configuration is typical when using the FCC Transmit ATM controller in Multi-PHY Master mode together with the FCC Receive ATM controller in Single PHY Master mode.</p> <p><b>Workaround:</b> The Address Lookup Mechanism should be created in such a way that for any PHY Addr input, the Output will be as for PHY 0.</p> <p><b>Fix Plan:</b> RevA</p>	0K40A
CPM88	<p style="text-align: center;"><b>MCC Transmit GUN when MCC STOP RX CPCR Command is used</b></p> <p><b>Date Added:</b> 10/15/2002</p> <p><b>Description:</b> An MCC may experience a highly intermittent transmit GUN event indication, related to MCC receive channels that have been stopped via the MCC STOP RX host CPCR command. This GUN can happen unrelated to internal CPM loading or other external factors.</p> <p><b>Workaround:</b> Avoid using MCC STOP RX command using one of the following mechanisms:</p> <ol style="list-style-type: none"> <li>1. Simply stop the TDM or</li> <li>2. Use shadow RAM and dynamically remove the desired MCC RX channel entry from SIRAM programming (see 8101 Reference Manual chapter 20). The following procedure should be utilized, using an extra redundant shadow RAM switch. This is done to provide a full TDM frame's amount of time to ensure receive activity is complete and will avoid the issue: <ol style="list-style-type: none"> <li>a. Re-program shadow SIRAM to remove channel to be stopped.</li> <li>b. Switch to shadow SIRAM and wait for that TDM's bit in the S1xSTR register to change to indicate switch complete.</li> <li>c. Copy this new shadow RAM programming back to the main SIRAM bank.</li> <li>d. Switch to active RAM, again wait for switch to complete.</li> <li>e. Then software can re-initialize or modify the removed channel's RX parameters.</li> </ol> </li> </ol> <p><b>System Number:</b> 2905</p> <p><b>Fix Plan:</b> RevA</p>	0K40A
CPM95	<p style="text-align: center;"><b>ATM False Indication of Mis-Inserted Cells</b></p> <p><b>Date Added:</b> 2/25/2003</p> <p><b>Description:</b> There is a false indication of unassigned bits in the PHY:VPI:VCI which could cause ATM cells to be treated as mis-inserted cells and therefore be discarded.</p> <p><b>Workaround:</b> Use microcode patch available from Freescale.</p> <p><b>Fix Plan:</b> RevA</p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
CPM96	<p style="text-align: center;"><b>ATM Performance Monitoring with AAL1 CES</b></p> <p><b>Date Added:</b> 2/25/2003</p> <p><b>Description:</b> ATM Performance Monitoring with AAL1 CES Data in DPRAM is corrupted when performance monitoring is enabled in the receiver.</p> <p><b>Workaround:</b> Implement one of the following:</p> <ol style="list-style-type: none"> <li>1. Disable Receive Performance Monitoring RCT[PMT]=0.</li> <li>2. Use microcode patch available from Freescale.</li> </ol> <p><b>Fix Plan:</b> TBD</p>	0K40A
CPM98	<p style="text-align: center;"><b>I<sup>2</sup>C Erratic Behavior Can Occur if Extra Clock Pulse is Detected on SCL</b></p> <p><b>Date Added:</b> 8/25/2003</p> <p><b>Description:</b> The I<sup>2</sup>C controller has an internal counter that counts the number of bits sent. This counter is reset when the I2C controller detects a START condition. When an extra SCL clock pulse is inserted between transactions (before START and after STOP conditions), the internal counter may not get reset correctly. This could generate partial frames (less than 8 bits) in the next transaction.</p> <p><b>Workaround:</b> Do not generate extra SCL pulses on the I<sup>2</sup>C bus. In a noisy environment, the digital filter I2MOD[FLT] and additional filtering capacitors should be used on SCL to eliminate clock spikes that may be misinterpreted as clock pulses.</p> <p><b>System Number:</b> MSII09133</p> <p><b>Fix Plan:</b></p>	0K40A
CPM99	<p style="text-align: center;"><b>CPM 99: ABR TCTE[ER-TA] Corruption</b></p> <p><b>Date Added:</b> 8/25/2003</p> <p><b>Description:</b> When the AAL5 ABR ROM microcode is in use, the TCTE[ER-TA] field can be overwritten with an erroneous value. This, in turn, causes the TCTE[ER-BRM] to be updated with this value. Because TCTE[ER-BRM] holds the maximum explicit rate value allowed for B-RM cells, an erroneous value in this field could have a detrimental effect on the network performance.</p> <p><b>Workaround:</b> Use the microcode patch available from Freescale</p>	0K40A
CPM100	<p style="text-align: center;"><b>CPM 100: ABR TCTE Address Miscalculation</b></p> <p><b>Date Added:</b> 8/25/2003</p> <p><b>Description:</b> When using the AAL5 ABR ROM microcode with external ATM channels it is possible for the EXT_TCTE_BASE word value (written by the user to DPRAM) to be misread. In this case calculations performed by the microcode to access the users programmed external TCTE will be incorrect with a high chance of the access resulting in a CPM crash.</p> <p><b>Workaround:</b> Use the microcode patch available from Freescale.</p> <p><b>System Number:</b> MSII09131</p> <p><b>Fix Plan:</b></p>	0K40A

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
<p><b>CPM101</b></p>	<p align="center"><b>FCC RxClav Timing Violation (Slave)</b></p> <p><b>Date Added:</b> 1/15/2004  <b>Date Revised:</b> 11/05/2004</p> <p><b>Description:</b> FCC ATM Receive UTOPIA slave mode. When the RxFIFO is full, RxClav is negated 2 cycles before the end of the cell transfer, instead of 4. A master that polls RxClav or pauses 3 or 4 cycles before the end of the cell transfer may sample a false RxClav, and an overrun condition may occur. The dashed line in the timing diagram below depicts the actual RxClav negation (two cycles before the end of the cell transfer instead of four cycles). The signals in the timing diagram are with respect to the master, so the Tx interface is shown.</p> <p><b>Workaround:</b></p> <ol style="list-style-type: none"> <li>1. The master should not poll RxClav or pause a cell transfer 4 cycles before the end of a cell transfer. The master should poll 2 cycles before the end of the current cell or later. This can be achieved by introducing cell-to-cell polling (and transfer) delay, which is equal or larger than one cell transfer time. If this can be achieved, the impact on performance is minimal.</li> <li>2. Configuring ATM only on FCC1 and setting FPSMR[TPRI] ensures the highest priority to FCC1 Rx. In addition, for CPM usage lower than 80 percent (as reported by the CPM performance tool based on UTOPIA maximal bus rate), the CPM performance is enough to guarantee that the RxFIFO does not fill up.</li> </ol>  <p>Clock cycles from end of cell: 1 2 3 4 50 51 52 53 54 55 56 57 58  5 4 3 2 1</p>	<p>0K40A</p>
<p><b>CPM110</b></p>	<p align="center"><b>FCC1 Prioritization</b></p> <p><b>Date Added:</b> 12/19/2003</p> <p><b>Description:</b> The FCC1 receiver in Ethernet, HDLC, or Transparent controller mode is not elevated to emergency status (priority 4 in Table 19-2 of the Reference Manual, "Peripheral Prioritization"), which may lead to a FIFO overrun if the system is heavily loaded (FCC1 receiver has the highest priority excluding emergency status of other peripherals).</p> <p><b>Workaround:</b> When allocating FCCs, assign FCC2 and FCC3 for Ethernet, HDLC or Transparent before FCC1, or assign FCC1 to the lowest bit rate interface. If FCC1 is allocated for ATM and requires higher CPM usage than the other FCCs, disable its emergency status.</p> <p><b>System Number:</b> 11062  <b>Fix Plan:</b></p>	<p>0K40A</p>

**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
CPM111	<p style="text-align: center;"><b>FCC Missing Reset</b></p> <p><b>Date Added:</b> 1/15/2004  <b>Description:</b> The TxBD may not close for the FCC in Half-Duplex 10BaseT Ethernet. There may be a mismatch between the actual transmitted BD and the BD for which the status is updated. As a result, the status of one to three BDs may not be updated. They appear to be “ready” although the associated frames have been transmitted (assuming a frame per BD).  <b>Workaround:</b> Use microcode patch provided by Freescale.  <b>System Number:</b> 11064  <b>Fix Plan:</b></p>	0K40A
CPM112	<p style="text-align: center;"><b>FCC Missing Reset at OverRun</b></p> <p><b>Date Added:</b> 12/19/2003  <b>Description:</b> TxBD may not be closed for FCC in Half-duplex 10BaseT Ethernet. There may be a mismatch between the actual transmitted BD and the BD for which status is updated. As a result, the status of one to three BDs may not be updated, and they would appear "Ready", although the associated frames have been transmitted (assuming a frame per BD).  <b>Workaround:</b> Use microcode patch provided by Freescale.  <b>System Number:</b> 11064, 11067  <b>Fix Plan:</b> N/A</p>	0K40A
CPM113	<p style="text-align: center;"><b>Incorrect Return Value from Event Register Read (SCC, SPI, I<sup>2</sup>C, and SMC)</b></p> <p><b>Date Added:</b> 12/19/2003  <b>Description:</b> When the Event Register is read while the SCC, SPI, I<sup>2</sup>C, or SMC is active, it is sometimes read as 0, even though it has some bits set.  <b>Workaround:</b>  <b>System Number:</b> 11068  <b>Fix Plan:</b></p>	0K40A
CPM115	<p style="text-align: center;"><b>APC Transmits Unwanted Idle Cells</b></p> <p><b>Date Added:</b> 12/19/2003  <b>Description:</b> In heavily loaded ATM applications, if the ATM pace controller (APC) is configured for multiple priority levels and a burst of traffic for transmission is sustained long enough on the highest priority APC table, then an unwanted idle cell can be transmitted on the lower priority APC tables when there are cells available in lower priority APC scheduling table for transmission. The transmission of the unwanted idles could cause the valid ATM cells on lower-priority APC scheduling tables not to be transmitted. This transmission of unwanted idles can affect all ATM channels that are not located in the highest-priority APC scheduling table.  <b>Workaround:</b> Increase the size of lower-priority APC scheduling tables so they are large enough to absorb any burst or back-to-back bursts on the highest-priority APC scheduling table. Otherwise, use the microcode patch available from Freescale.  <b>System Number:</b> 11069  <b>Fix Plan:</b></p>	0K40A
CPM116	<p style="text-align: center;"><b>Pointer 93 in Partially Filled (PFM) Mode</b></p> <p><b>Date Added:</b> 1/15/2004  <b>Description:</b> In PFM mode, the pointer value of 93 is not generated, causing the loss of synchronization at the far end. Also, when the pointer value of 93 is received, the synchronization is lost, which causes a loss of data and the resynchronization routine.  <b>Workaround:</b> Use microcode patch provided by Freescale.  <b>System Number:</b> 11912  <b>Fix Plan:</b></p>	0K40A



**Table 2. Silicon Errata (Continued)**

Errata Number	Errata Description	Applies to Mask
<p><b>QCPM2</b></p>	<p><b>Switched External Clocks For Timers 3,4</b></p> <p><b>Date Added:</b> 8/31/2000  <b>Description:</b> Internal connectivity between TIN3 and TIN4 is switched.  <b>Workaround:</b> To work with external clock for timer3 use TIN4, and to work with timer4 us TIN 4. Please note that for timer4 using external clock (TIN3) and TOUT4 is impossible.  <b>System Number:</b> 6219  <b>Fix Plan:</b> Rev0.1</p>	<p>0K40A</p>
<p><b>CPM117</b></p>	<p><b>False Address Compression</b></p> <p><b>Date Added:</b> 11/05/2004  <b>Description:</b> If there are active AAL0 channels and a CRC-10 error has been received, VP-level address compression might have false results, which could lead to one of the following:</p> <ul style="list-style-type: none"> <li>• Wrong calculation of a VP pointer address</li> <li>• Cells might be falsely discarded as misinserted cells</li> <li>• Misidentification of misinserted cells (in CUAB mode) This is a statistical error, which is conditional on the reception of AAL0 cells with a CRC-10 error. The probability of false address compression is directly correlated with higher CPM bit rate and longer system bus latency.</li> </ul> <p>While the false address compression is possible only if there are active AAL0 channels, it may have an impact on all AAL types. However, it cannot occur unless AAL0 cells with CRC-10 error have been received beforehand.</p> <p><b>Workaround:</b> Use the microcode patch supplied by Freescale.  <b>System Number:</b> 17129</p>	<p>0K40A</p>
<p><b>CPM118</b></p>	<p><b>Aborted HDLC Frame Followed by a Good Frame</b></p> <p><b>Date Added:</b> 7/11/2004  <b>Description:</b> When an aborted HDLC frame is followed by a good frame, the receive data buffer may contain the data of the aborted frame followed by the data of the good frame.  <b>Workaround:</b> Use the microcode patch provided by Freescale.  <b>System Number:</b> 15906  <b>Fix Plan:</b></p>	<p>0K40A</p>
<p><b>CPM119</b></p>	<p><b>Ethernet Collision Occurs on the Line 125 Clocks after TX_EN Assertion</b></p> <p><b>Date Added:</b> 7/11/2004  <b>Description:</b> When an ethernet collision occurs on the line 125 clocks after TX_EN assertion, late collision will be reported even though this is only 63 bytes into the frame instead of 64. When a collision occurs 124 cycles after TX_EN assertion, no event is reported, the TxBD is not closed, and transmission halts. Retransmission behavior is correct for collisions occurring between assertion of TX_EN and 123 clocks.  <b>Workaround:</b> Use the microcode patch provided by Freescale.  <b>System Number:</b> 15908  <b>Fix Plan:</b></p>	<p>0K40A</p>

**Table 2. Silicon Errata (Continued)**

<b>Errata Number</b>	<u>Errata Description</u>	<b>Applies to Mask</b>
<b>CPM120</b>	<p style="text-align: center;"><b>SS7_OPT[FISU_PAD] parameter has no effect on the number of flags between FISUs</b></p> <p><b>Date Added:</b> 12/22/2004</p> <p><b>Description:</b> The SS7_OPT[FISU_PAD] parameter has no effect on the number of flags between FISUs. Regardless of the value of this field, one flag will be present between back-to-back FISUs.</p> <p><b>Workaround:</b> Use the latest SS7 microcode package provided by Freescale.</p> <p><b>System Number:</b> 18767</p> <p><b>Fix Plan:</b> None at this time.</p>	0K40A
<b>CPM121</b>	<p style="text-align: center;"><b>TDM Data Frame Corruption</b></p> <p><b>Date Added:</b> 11/05/2004</p> <p><b>Description:</b> During a write to one of the SI registers (GMR, AMR, BMR, CMR, DMR) while one or more TDMs are working, one data frame of a working TDM may become corrupted.</p> <p><b>Workaround:</b> Work with the shadow RAM when changing data and do not disable and then enable the TDM.</p> <p><b>System Number:</b> 17460</p>	0K40A



## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **E-mail:**

[support@freescale.com](mailto:support@freescale.com)

### **USA/Europe or Locations not listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
[support@freescale.com](mailto:support@freescale.com)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GMBH  
Technical Information Center  
Schatzbogen 7  
81829 München, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064, Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T. Hong Kong  
+800 2666 8080

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. StarCore is a licensed trademark of StarCore LLC. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004, 2005.